Upgrade VLSI’s job oriented ASIC Design & Verification weekend online course is designed to give industry standard live experience to a student. Course majorly focuses on giving handson experience in Verilog, System Verilog and UVM using EDA tools. Live projects such as AXI to I2C bridge protocol cover all aspects of design verification using system Verilog and universal verification methodology (UVM). By end of the course student will have all knowledge required to kick-start their career in ASIC verification domain.